Loading...
News Article

Sivers Semiconductors receives $5.6 million CHIPS Act funding

News

The company will be working with partners to accelerate critical chip technologies from lab to fab

Sivers Semiconductors has announced that it has received first-year funding of $5.6 million from the Northeast Microelectronics Coalition (NEMC) Hub through the US CHIPS and Science Act.

The funding comes under the Microelectronics Commons programme, executed through the Naval Surface Warfare Center Crane Division and the National Security Technology Accelerator (NSTXL).

The award funds collaboration between the company and partners BAE Systems, MIT Lincoln Laboratory, and Columbia University to accelerate domestic prototyping and expand the nation’s global leadership in microelectronics. This is one of six projects awarded to the NEMC Hub, led by Massachusetts Technology Collaborative (MassTech), under the Microelectronics Commons Program.

According to Sivers Semiconductors, it will lead the Electronic Warfare Technology Program, focusing on self-interference cancellation circuits that enable full-duplex arrays that can transmit and receive at the same time and the same frequency. Such simultaneous transmit and receive (STAR) arrays enable new multi-function capabilities for electronic warfare systems, such as joint radar and communications. They also have dual-use commercial applications, specifically in range-extending repeaters.

The primary challenge with full-duplex or simultaneous-transmit-and-receive operation is the self-interference from the transmitter to the receiver, which can be a billion to a trillion times more powerful than the desired signal to be received. This necessitates highly precise self-interference cancellation circuitry that can cancel the transmitter leakage with a one-part-per-billion/trillion accuracy.

Furthermore, accomplishing this self-interference cancellation in large arrays, such as those used in electronic warfare systems as well as 5G millimetre-wave and FR3, is yet another challenge. Sivers Semiconductors says that this programme, which is renewable across three years, will transition technology developed at Columbia University, BAE Systems and MIT Lincoln Laboratory to product-grade implementations and deployment readiness.

“This initiative opens new applications and verticals in the defence sector for Sivers,” said Vickram Vathulya, CEO of Sivers Semiconductors. “Our collaboration with industry leading partners such as BAE, one of the two largest suppliers of electronic warfare technology within the US defence industrial base, will accelerate our go-to-market strategy in electronic warfare.”

Carolyn Kirk, CEO of MassTech, said: “This award highlights the ingenuity and expertise that exists across the Northeast when it comes to microelectronics and semiconductors. The technology development and transition partnerships being fostered by the NEMC Hub will have an enduring impact on our national and economic security.”

Harish Krishnaswamy, managing director, Wireless Division at Sivers Semiconductors, added: “It is exciting to explore new applications for our expertise and technology in beamforming and interference-tolerant chip design. Our collaboration with a leading defence prime, a leading academic institution and the top federally-funded R&D centre ensures that our team has all the skills and resources to be successful.”

NEMC Hub Director Mark Halfman said: “This award is a testament to the hard work, collaboration, and leadership the NEMC Hub and its members have demonstrated during the first year of the Microelectronics Commons. We have a tremendous opportunity to grow microelectronics lab-to-fab capabilities and spur the growth of game-changing technologies.”

Sivers Semiconductors receives $5.6 million CHIPS Act funding
Nanoscribe wins ECOC 2024 award for Quantum X align
Lightwave Logic receives ECOC Innovation Award for Hybrid PIC/Optical Integration Platform
Coherent wins ECOC award for datacentre innovation
HyperLight announces $37 million funding round
Jabil expands silicon photonics capabilities
Ephos raises $8.5 million for glass-based photonic chips
Designing for manufacture: PAM-4 transmitters using segmented-electrode Mach-Zehnder modulators
OpenLight and Epiphany partner on PIC ecosystem
NewPhotonics and SoftBank team up on advanced photonics
POET and Mitsubishi collaborate on 3.2T optical engines
Integrated photonic platforms: The case for SiC
Integrating high-speed germanium modulators with silicon photonics and fast electronics
Lightium Secures $7 Million Seed Funding
Revolutionising optoelectronics with high-precision bonding
Fraunhofer IMS invites participation in PIC engineering runs
Advances in active alignment engines for efficient photonics device test and assembly
Aeva announces participation at IAA Transportation 2024
Sumitomo Electric announces participation in ECOC 2024
Quside receives NIST certification for quantum entropy source
DustPhotonics launches industry-first merchant 1.6T silicon photonics engine
Arelion and Ciena announce live 1.6T wave data transmission
DGIST leads joint original semiconductor research with the EU
POET Technologies reorganises engineering team
A silicon chip for 6G communications
South Dakota Mines wins $5 million from NSF for Quantum Materials Institute
HieFo indium phosphide fab resumes production
Coherent launches new lasers for silicon photonics transceivers
AlixLabs wins funding from PhotonHub Europe
Sandia National Labs and Arizona State University join forces
Perovskite waveguides for nonlinear photonics
A graphene-based infrared emitter

×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the PIC Magazine, the PIC Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: