Loading...
News Article

Ayar Labs showcases optically-enabled Intel FPGA

News

Ayar Labs, a company developing silicon photonics solutions for chip-to-chip connectivity, will showcase its in-package optical I/O solution integrated with Intel’s Agilex field-programmable gate array (FPGA) technology at the upcoming Supercomputing 2023 conference from 12-17 November in Denver. The company says that the optical FPGA, which is packaged in a common PCIe card form factor, demonstrates 5x current industry bandwidth at 5x lower power and 20x lower latency. According to Ayar Labs, it therefore has the potential to transform the high performance computing (HPC) landscape for data-intensive workloads such as generative artificial intelligence (AI) and machine learning, and support novel disaggregated compute and memory architectures.

"We’re on the cusp of a new era in high performance computing as optical I/O becomes a ‘must have’ building block for meeting the exponentially growing, data-intensive demands of emerging technologies like generative AI," said Charles Wuischpard, CEO of Ayar Labs. "Showcasing the integration of Ayar Labs’ silicon photonics and Intel’s cutting-edge FPGA technology at Supercomputing is a concrete demonstration that optical I/O has the maturity and manufacturability needed to meet these critical demands."

Ayar Labs describes the optical FPGA as consisting of two TeraPHY optical I/O chiplets that are each capable of 4 Tbps bi-directional bandwidth. These chiplets are connected to a 10 nm FPGA fabric die, the core fabric used in Intel’s Agilex FPGAs. The optical communication is powered by two SuperNova light sources, supporting 64 optical channels of communication across eight fibres on each chiplet. The company says this configuration is capable of delivering 5x the bandwidth at a fraction of the power (<5 pJ/b) and latency (5 ns per chiplet + TOF) required by current industry solutions, all critical factors for the future of high performance compute fabrics and next-generation disaggregated architectures.

"At Intel, we pursue relentless innovation with our FPGA portfolio," said Venkat Yadavalli, VP and GM of Intel’s Product Excellence Group. "With Ayar Labs’ in-package optics coupled with our FPGA fabric die, we created I/O bandwidth over 4 Tbps — far greater than what is currently possible with electrical connections. We’re looking well beyond 400G Ethernet with this capability. Optical interfaces like these have the potential to unlock huge advancements in high performance computing, AI, data centres, sensing, communications, edge, and more. Imagine what you could do with an optical interface FPGA communicating at over 4 Tbps."

This development has utilised the emerging chiplet ecosystem, combining Ayar Labs’ optical I/O chiplets developed on GlobalFoundries’ Fotonix monolithic silicon photonics platform with Intel’s FPGA and leading packaging process into a single package. Ayar Labs says that this co-packaged integration has delivered a step function in performance without changing the underlying compute silicon, illustrating the benefits of the chiplet ecosystem.

Quintessent appoints Bob Nunn chief operating officer
PI to demonstrate new PIC alignment system at Photonics West
Drut launches 2500 product series with CPO for AI datacentres
III-V Epi advocates GaAs for new lasers
Marvell announces new CPO architecture for custom AI accelerators
Printing high-speed modulators on SOI
Photon IP raises €4.75m for advanced PICs
ANELLO Photonics launches Maritime Inertial Navigation System
Aeluma joins AIM Photonics as full industry member
Imec makes breakthrough with GaAs lasers on silicon
POET acquires Super Photonics Xiamen
Voyant Photonics launches affordable Carbon LiDAR
Penn State makes breakthrough in photonic switching
New nanocrystals could lead to more efficient optical computing
QCi awarded NASA contract to apply Dirac-3 photonic optimisation solver
The Netherlands launches ChipNL Competence Centre
TOPTICA to create chip-integrated lasers for quantum PIC project
NSF selects six pilot projects for National Quantum Virtual Laboratory
SiLC Technologies launches Eyeonic Trace Laser Line Scanner
Southwest Advanced Prototyping Hub awarded $21.3 million CHIPS Act funding
Cambridge Graphene Centre and CORNERSTONE to participate in PIXEurope
Cost-effective lasers for extended SWIR applications
IBM unveils co-packaged optics technology for AI and datacentres
QCi announces $50 million concurrent stock offerings
CHIPS Act funding to be awarded to Coherent, Skywater, and X-Fab
ERC consolidator grant awarded for optoacoustic neural network project
Imec demonstrates InP chiplet integration on 300 mm RF silicon interposer
Ayar Labs raises $155 million for optical I/O
Celestial AI awarded 2024 Start-up to Watch by Global Semiconductor Alliance
Researchers develop “last missing piece” of silicon photonics
Quantum sensors for controlling prosthetics
UPVfab to participate in European Commission photonic chips project

×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the PIC Magazine, the PIC Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: